SPIRO, Spiro, project for student, student projects
A RESEARCH & DEVELOPMENT ORGANIZATION

For Project Enquiry +91 9962 067 067

Slideshow Image 1
Post Your concept Get Project
Guidance
It is purposely dedicated for innovative students. Here we encourage students who have new concepts and projects in various domains.

For Project Title


Project Zone > Electronics > VLSI

Social share: Facebook SPIRO Google Plus

Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations

Category : VLSI


Sub Category : DESIGN with TEST BENCH


Project Code : ITVL24


Project Abstract

 In this brief, the implementation of residue number system reverse converters based on well-known regular and modular parallel prefix adders is analyzed. The VLSI implementation results show a significant delay reduction and area × time2 improvements, all this at the cost of higher power consumption, which is the main reason preventing the use of parallel-prefix adders to achieve high-speed reverse converters in nowadays systems. Hence, to solve the high power consumption problem, novel specific hybrid parallel-prefix-based adder components that provide better tradeoff between delay and power consumption are herein presented to design reverse converters. A methodology is also described to design reverse converters based on different kinds of prefix adders. This methodology helps the designer to adjust the performance of the reverse converter based on the target application and existing constraints.


 

EXISTIMG SYSTEM

PROPOSED SYSTEM

EXISTING CONCEPT:

·         The problem of designing high-performance reverse converters has motivated continuous research using two main approaches to improve the performance of the converters: 1) investigate new algorithms and novel arithmetic formulations to achieve simplified conversion formulas and 2) introduce new moduli sets, which can lead to more simple formulations.

·         Thereafter, given the final simplified conversion equations, they are computed using well-known adder architectures, such as carry-save adders (CSAs) and ripple-carry architectures, to implement crary-propagate adders (CPAs).

PROPOSECD  CONCEPT:

·         The collected experimental results based on area, delay, and power consumption show that, as expected, the usage of the parallel-prefix adders to implement converters highly increases the speed at the expense of additional area and remarkable increase of power consumption. The significant growing of power consumption makes the reverse converter not competitive.

·         Two power-efficient and low-area hybrid parallel-prefix adders are presented in this brief to tackle with these performance limitations, leading to significant reduction of the power delay product (PDP).

EXISTING TECHNIQUE:

·         Hybrid regular parallel-prefix adder

PROPOSED TECHNIQUE:

         Hybrid modular parallel-prefix excess-one adder

EXISTING DEFINITION:

·         Parallel-prefix adders tehnique to find the Residue Number System. But it takes high power consumption and area overhead.

PROPOSED DEFINITION:

         Hybird regular parallel-prefix adder also find the Residue Number System. It takes the Low power consumption and area low.

DRAWBACKS:

·         High Power consumption

·         Delay and Area high

ADVANTAGES:

         Low power consumption

         Delay and Area Low


 
 
MILE STONES
GUARANTEES
CONTACT US
 
Training and Developemet, Engg Projects
So far we have provided R&D training for more than 1,00,000 engineering Students.
Latest Projects 2012, Latest Technologiy Project
Had conducted seminars in the recent trends of technology at various colleges.
Our research projects had been presented in various National & International Conferences.
Most of our projects were identified by the industries as suitable for their needs.
Our n-number of students got research scholarship to extend our assisted projects for further development.
   
   
Training and Developemt, Project Development in Chennai
SPIRO guarantees small class sizes.
Final Year Projects
SPIRO guarantees quality instructors.
Student Projects, Stupros
SPIRO guarantees competence.
Projects, student projects
SPIRO guarantees that training from SPIRO will be more cost-effective than training from any other source.
Final Year Projects, Projects, student projects
SPIRO guarantees that students in open-enrollment classes are protected against cancellations and will be able to receive desired training at the cost they expect and in the time frame they have planned.
Projects for student
SPIRO guarantees overall quality with a 100% money-back guarantee. If you're not totally satisfied for any reason, simply withdraw before the second day of any class. Notify the instructor and return all course materials and you will receive a 100% refund.
SPIRO SOLUTIONS PRIVATE LIMITED
For ECE,EEE,E&I, E&C & Mechanical,Civil, Bio-Medical
#1, C.V.R Complex, Singaravelu St, T.Nagar, Chennai - 17,
(Behind BIG BAZAAR)Tamilnadu,India
Mobile : +91-9962 067 067, +91-9176 499 499
Landline : 044-4264 1213
Email: info@spiroprojects.com

For IT, CSE, MSC, MCA, BSC(CS)B.COM(cs)
#78, 3rd Floor, Usman Road, T.Nagar, Chennai-17.
(Upstair Hotel Saravana Bhavan) Tamilnadu,India
Mobile: +91-9791 044 044, +91-9176 644 044
E-Mail: info1@spiroprojects.com
About Us | Project Training | Privacy policy | Disclaimer | Contact Us

Copyright © 2015-2016 Stupros All rights reserved.