SPIRO, Spiro, project for student, student projects
A RESEARCH & DEVELOPMENT ORGANIZATION

For Project Enquiry +91 9962 067 067

Slideshow Image 1
Trade offs for Threshold Implementations Illustrated on AES
Post Your concept Get Project
Guidance
It is purposely dedicated for innovative students. Here we encourage students who have new concepts and projects in various domains.

For Project Title


Project Zone > Electronics > VLSI

Social share: Facebook SPIRO Google Plus

Trade-offs for Threshold Implementations Illustrated on AES

Category : VLSI


Sub Category : AREA EFFICIENT


Project Code : ITVL03


Project Abstract

      Embedded cryptographic devices are vulnerable to power analysis attacks. Threshold Implementations provide provable security against first-order power analysis attacks for hardware and software implementations. Like masking, the approach relies on secret sharing but it differs in the implementation of logic functions. While masking can fail to provide protection due to glitches in the circuit, Threshold Implementations rely on few assumptions about the hardware and are fully compatible with standard design flows. We investigate two important properties of Threshold Implementations in detail and point out interesting trade-offs between circuit area and randomness requirements. We propose two new Threshold Implementations of AES that, starting from a common previously published implementation, illustrate possible trade-offs. We provide concrete ASIC implementation results for all three designs using the same library, and we evaluate the practical security of all three designs on the same FPGA platform. Our analysis allows us to directly compare the security provided by the different trade-offs, and to quantify the associated hardware cost. 

EXISTING SYSTEM

PROPOSED SYSTEM

EXISTING CONCEPT:

RAW IMPLEMENTATION:

        This TI of the S-box (details will be given in the following section) requires four input shares, therefore we initially share the plaintext in four shares. We share the key in two shares and XOR them with two of the plaintext shares before the S box operation. More details about the key scheduling will be given later in this section.

ADJUSTED IMPLEMENTATION:

          Each of the existing three shares is XORed with a random byte and the sum of these random bytes is taken as the fourth share. This also ensures uniformity of the S-box input. Together with the state, the number of shares for Mix Columns and Key XOR increases to three.

PROPOSED CONCEPT:

NIMBLE IMPLEMENTATION:

        Similar to the raw implementation, this one also uses two shares for the state and key arrays. The main difference is that the S-box needs three input shares instead of four. Hence the size of the register P0 is reduced to 8-bits (one share). As a result, we need only 16- bits of randomness to increase the number of shares from two to three before the S-box operation, i.e. each share is XORed with one byte of randomness and the XOR of the random bytes is taken as the third share.

EXISTING  ALGORITHM:

·         Raw implementation

·         Adjusted implementation

PROPOSED  ALGORITHM:

         Nimble implementation

ALGORITHM  DEFINITION:

      we need 44 fresh random bits per S-box operation including increasing the number of shares of the Sbox input.

      we use 24-bits of randomness to increase the number of shares from three to four one cycle before the S-box,

ALGORITHM  DEFINITION:

      This construction requires only 32-bits of extra randomness per S-box calculation, including increasing the number of shares for the S-box input.

EXISTING SYSTEM DRAWBACKS:

·         The longest critical path

·         The maximum area of occupancy

·         Low speed

ADVANTAGES:

         Area efficient

         High Throughput

         More Secure


 
 
MILE STONES
GUARANTEES
CONTACT US
 
Training and Developemet, Engg Projects
So far we have provided R&D training for more than 1,00,000 engineering Students.
Latest Projects 2012, Latest Technologiy Project
Had conducted seminars in the recent trends of technology at various colleges.
Our research projects had been presented in various National & International Conferences.
Most of our projects were identified by the industries as suitable for their needs.
Our n-number of students got research scholarship to extend our assisted projects for further development.
   
   
Training and Developemt, Project Development in Chennai
SPIRO guarantees small class sizes.
Final Year Projects
SPIRO guarantees quality instructors.
Student Projects, Stupros
SPIRO guarantees competence.
Projects, student projects
SPIRO guarantees that training from SPIRO will be more cost-effective than training from any other source.
Final Year Projects, Projects, student projects
SPIRO guarantees that students in open-enrollment classes are protected against cancellations and will be able to receive desired training at the cost they expect and in the time frame they have planned.
Projects for student
SPIRO guarantees overall quality with a 100% money-back guarantee. If you're not totally satisfied for any reason, simply withdraw before the second day of any class. Notify the instructor and return all course materials and you will receive a 100% refund.
SPIRO SOLUTIONS PRIVATE LIMITED
For ECE,EEE,E&I, E&C & Mechanical,Civil, Bio-Medical
#1, C.V.R Complex, Singaravelu St, T.Nagar, Chennai - 17,
(Behind BIG BAZAAR)Tamilnadu,India
Mobile : +91-9962 067 067, +91-9176 499 499
Landline : 044-4264 1213
Email: info@spiroprojects.com

For IT, CSE, MSC, MCA, BSC(CS)B.COM(cs)
#78, 3rd Floor, Usman Road, T.Nagar, Chennai-17.
(Upstair Hotel Saravana Bhavan) Tamilnadu,India
Mobile: +91-9791 044 044, +91-9176 644 044
E-Mail: info1@spiroprojects.com
About Us | Project Training | Privacy policy | Disclaimer | Contact Us

Copyright © 2015-2016 Stupros All rights reserved.