SPIRO, Spiro, project for student, student projects
A RESEARCH & DEVELOPMENT ORGANIZATION

For Project Enquiry +91 9962 067 067
Slideshow Image 1
Post Your concept Get Project
Guidance
It is purposely dedicated for innovative students. Here we encourage students who have new concepts and projects in various domains.

Project Titles
Click for Download

For Project Title


Project Zone > Electronics > VLSI

Design of Efficient Binary Comparators in Quantum-Dot Cellular Automata.

Category : VLSI


Sub Category : QCA TECHNOLOGY


Project Code : ITVL22


Project Desc : Turbo encoding is one of such applications, which refers to three representative issues of bit-serial circuits: convolution computation, feedback, and serial data permutation. The inherent shift-register nature of QCA offers an advantage to performing convolution computation but poses handicaps to resolve the latter two issues.

X

Request Synopsis

Area-Delay Efficient Binary Adders in QCA.

Category : VLSI


Sub Category : QCA TECHNOLOGY


Project Code : ITVL23


Project Desc : Quantum-dot cellular automata (QCA) are an attractive emerging technology suitable for the development of ultra dense low-power high-performance digital circuits. Efficient solutions have recently been proposed for several arithmetic circuits, such as adders, multipliers, and comparators.

X

Request Synopsis

Reverse Converter Design via Parallel-Prefix Adders: Novel Components, Methodology, and Implementations

Category : VLSI


Sub Category : DESIGN with TEST BENCH


Project Code : ITVL24


Project Desc : As transistors decrease in size more and more of them can be accommodated in a single die, thus increasing chip computational capabilities. However, transistors cannot get much smaller than their current size. The quantum-dot cellular automata (QCA) approach represents one of the possible solutions in overcoming this physical limit, even though the design of logic modules in QCA is not always straightforward.

X

Request Synopsis

ERSFQ 8-Bit Parallel Adders as a Process Benchmark

Category : VLSI


Sub Category : DESIGN with TEST BENCH


Project Code : ITVL25


Project Desc : The VLSI implementation results show a significant delay reduction and area time2 improvements, all this at the cost of higher power consumption, which is the main reason preventing the use of parallel-prefix adders to achieve high-speed reverse converters in nowadays systems.

X

Request Synopsis

(4 + 2log n)ΔG Parallel Prefix Modulo-(2n − 3) Adder via Double Representation of Residues in [0, 2]

Category : VLSI


Sub Category : DESIGN with TEST BENCH


Project Code : ITVL26


Project Desc : The problem of static power dissipation in RSFQ (Rapid Single-Flux-Quantum) logic has been discussed since its invention . It was widely perceived at the time, that solving this problem was not very urgent while demonstrating small scale devices. With the maturity of RSFQ technology, elimination of static power dissipation has become a very important problem.

X

Request Synopsis

Energy and Area Efficient Three-Input XOR/XNORs With Systematic Cell Design Methodology

Category : VLSI


Sub Category : EDA TOOL (TANNER TOOL)


Project Code : ITVL27


Project Desc : In this brief, we propose the fastest of such adders, where residues in {0, 1, 2} can be represented also as excess-(2n ? 3) encoding (i.e., {2n ? 3, 2n ? 2, 2n ? 1}, respectively). The delay and area overhead of the proposed adder with respect to the base modulo-(2n ? 1) adder is only one extra gate in the critical delay path and, at most, 20% more area.

X

Request Synopsis

Single-Supply 3T Gain-Cell for Low-Voltage Low-Power Applications

Category : VLSI


Sub Category : EDA TOOL (TANNER TOOL)


Project Code : ITVL28


Project Desc : A practical implementation is provided along with a completion detection unit. The implementation is regular and does not have any practical limitations of high fanouts. A high fan-in gate is required though but this is unavoidable for asynchronous logic and is managed by connecting the transistors in parallel.

X

Request Synopsis

Recursive Approach to the Design of a Parallel Self-Timed Adder

Category : VLSI


Sub Category : EDA TOOL(TANNER TOOL)


Project Code : ITVL29


Project Desc : A single-stage sense amplifier with voltage clamp is employed to reduce the power and area without impairing the reliability. Matched reference path is proposed to reduce the parasitic RC mismatch for reliable sensing.

X

Request Synopsis

Low-Power Variation-Tolerant Nonvolatile Lookup Table Design

Category : VLSI


Sub Category : EDA TOOL(TANNER TOOL)


Project Code : ITVL30


Project Desc : Finite state machines with input multiplexing (FSMIMs) have been proposed in previous works as a technique for efficient mapping FSMs into ROM memory. In this paper, we propose a new architecture for implementing FSMIMs, called FSMIM with state-based input selection, whose goal is to achieve a further reduction in memory usage.

X

Request Synopsis

Finite State Machines With Input Multiplexing: A Performance Study

Category : VLSI


Sub Category : EDA TOOL(TANNER TOOL)


Project Code : ITVL31


Project Desc : Based a new dynamic comparator is proposed, where the circuit of a conventional double tail comparator is modified for low-power and fast operation even in small supply voltages. Without complicating the design and by adding few transistors, the positive feedback during the regeneration is strengthened.

X

Request Synopsis
Quick Links
View for Project Ideas
 
 
MILE STONES
GUARANTEES
CONTACT US
 
Training and Developemet, Engg Projects
 So far we have provided R&D training for more than 1,00,000 engineering Students.
Latest Projects 2012, Latest Technologiy Project
 Had conducted seminars in the recent trends of technology at various colleges.
Our research projects had been presented in various National & International Conferences.
Most of our projects were identified by the industries as suitable for their needs.
Our n-number of students got research scholarship to extend our assisted projects for further development.
   
   
Training and Developemt, Project Development in Chennai
SPIRO guarantees small class sizes.
Final Year Projects
SPIRO guarantees quality instructors.
Student Projects, Stupros
SPIRO guarantees competence.
Projects, student projects
SPIRO guarantees that training from SPIRO will be more cost-effective than training from any other source.
Final Year Projects, Projects, student projects
SPIRO guarantees that students in open-enrollment classes are protected against cancellations and will be able to receive desired training at the cost they expect and in the time frame they have planned.
Projects for student
SPIRO guarantees overall quality with a 100% money-back guarantee. If you're not totally satisfied for any reason, simply withdraw before the second day of any class. Notify the instructor and return all course materials and you will receive a 100% refund.
SPIRO GROUP OF COMPANIES
#78, 3rd Floor, Usman Road, T.Nagar, Chennai-17.
(Upstair Hotel Saravana Bhavan) Tamilnadu, India.

For ECE,EEE,E&I, E&C & Mechanical,Civil, Bio-Medical
 Mobile : +91-9962 067 067, +91-9176 499 499
Email: info@spiroprojects.com

For IT, CSE, MSC, MCA, BSC(CS)B.COM(cs)
 Mobile: +91-9791 044 044, +91-9176 644 044
E-Mail: info1@spiroprojects.com
About Us | Project Training | Privacy policy | Disclaimer | Contact Us

Copyright © 2015-2016 Stupros All rights reserved.